root
file
detailed [175..199]
prev
next
detailed results (7457 total)
filter
improved
ok
disappoint
bad
error
prover
file
res
expected
time
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.6.prop1_ab_reg_max.smt2
(content)
unsat
unknown
0.007s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.6.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.053s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.5.prop1_ab_reg_max.smt2
(content)
unsat
unknown
0.024s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.5.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.034s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.4.prop1_ab_reg_max.smt2
(content)
unsat
unknown
0.014s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.4.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.076s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.3.prop1_ab_reg_max.smt2
(content)
unsat
unknown
0.008s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.3.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.030s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.2.prop1_ab_reg_max.smt2
(content)
unsat
unknown
0.009s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.2.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.027s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.1.prop1_ab_reg_max.smt2
(content)
unsat
unknown
0.007s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_collision.1.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.020s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cav14_example_v_ab_reg_max.smt2
(content)
sat
unknown
0.006s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cav14_example_v_ab_cti_max.smt2
(content)
sat
unknown
0.007s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.7.prop2_ab_reg_max.smt2
(content)
unsat
unknown
0.048s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.7.prop2_ab_fp_max.smt2
(content)
sat
unknown
4.7s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.7.prop2_ab_cti_max.smt2
(content)
sat
unknown
0.217s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.7.prop1_ab_reg_max.smt2
(content)
unsat
unknown
0.057s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.7.prop1_ab_fp_max.smt2
(content)
sat
unknown
1.9s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.7.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.114s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.6.prop2_ab_reg_max.smt2
(content)
unsat
unknown
0.007s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.6.prop2_ab_cti_max.smt2
(content)
sat
unknown
0.094s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.6.prop1_ab_reg_max.smt2
(content)
unsat
unknown
0.009s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.6.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.071s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_cambridge.5.prop2_ab_reg_max.smt2
(content)
unsat
unknown
0.018s