root
file
detailed [275..299]
prev
next
detailed results (7457 total)
filter
improved
ok
disappoint
bad
error
prover
file
res
expected
time
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.7.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.050s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.6.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.008s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.6.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.070s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.5.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.012s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.5.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.047s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.4.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.007s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.4.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.047s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.3.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.026s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.3.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.026s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.2.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.007s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_fischer.1.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.017s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.5.prop3_ab_reg_max.smt2
(content)
timeout
unknown
10.1s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.5.prop3_ab_cti_max.smt2
(content)
timeout
unknown
10.1s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.5.prop2_ab_reg_max.smt2
(content)
timeout
unknown
10s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.5.prop2_ab_cti_max.smt2
(content)
timeout
unknown
10.1s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.5.prop1_ab_reg_max.smt2
(content)
timeout
unknown
10.2s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.5.prop1_ab_cti_max.smt2
(content)
timeout
unknown
10.7s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.4.prop3_ab_reg_max.smt2
(content)
sat
unknown
3.8s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.4.prop3_ab_cti_max.smt2
(content)
sat
unknown
5.1s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.4.prop2_ab_reg_max.smt2
(content)
sat
unknown
4.3s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.4.prop2_ab_cti_max.smt2
(content)
sat
unknown
5.1s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.4.prop1_ab_cti_max.smt2
(content)
sat
unknown
5.5s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.3.prop3_ab_reg_max.smt2
(content)
sat
unknown
1.6s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.3.prop3_ab_cti_max.smt2
(content)
sat
unknown
2.7s
mc2
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_firewire_tree.3.prop2_ab_reg_max.smt2
(content)
sat
unknown
1.7s