root
file
detailed [25..49]
prev
next
detailed results (3102 total)
filter
improved
ok
disappoint
bad
error
prover
file
res
expected
time
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_at.2.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.013s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_at.2.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.028s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_at.1.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.009s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_at.1.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.028s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.8.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.008s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.8.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.045s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.7.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.008s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.7.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.041s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.6.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.010s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.6.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.026s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.5.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.031s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.5.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.022s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.4.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.024s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.4.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.019s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.3.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.008s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.3.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.016s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.2.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.020s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.2.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.015s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_anderson.1.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.013s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_adding.6.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.009s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_adding.6.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.011s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_adding.5.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.024s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_adding.5.prop1_ab_cti_max.smt2
(content)
sat
unknown
0.011s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_adding.4.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.011s
z3
/home/simon/w/smtlib/QF_UF/2018-Goel-hwbench/QF_UF_adding.3.prop1_ab_reg_max.smt2
(content)
sat
unknown
0.009s